General Standards Corporation

High Performance Bus Interface Solutions

24DSI16WRC

Wide-Range 24-Bit, 16-Channel, 105KSPS Analog Input Module

With 16 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels

Features Include:

- 16 wide-range differential 24-Bit simultaneously-sampled analog input channels.
- Input sample rates to 105 Kilosamples per second per channel.
- Software-selectable analog input ranges of ±10mV, ±100mV, ±1V, ±10V. (or optionally: ±10V, ±5V, ±2.5V or ±1.25V range set)
- Delta-Sigma input conversion minimizes or eliminates the need for antialias filtering.
- 256K-sample analog input FIFO buffer.
- · Continuous and Burst (one-shot) sampling modes.
- · Sample clock source selected as internal or external.
- Supports multiboard synchronization of analog inputs.
- On-demand internal offset and gain autocalibration of all analog inputs.
- 4-Bit bi-directional digital port.
- Software-controlled master clock frequency fine-adjustment.
- 66MHz PCI support, with universal 5V/3.3V signaling and DMA support.
- Available on adapters for alternate form factors.

Applications:

- ✓ Sonar Arrays ✓ Voltage Acquisition ✓ Phase Comparison ✓ Analog Inputs
- ✓ Acoustic Research ✓ Audio Waveform Analysis

REV 063025

Overview:

The 16-channel 24DSI16WRC analog input module provides high-density 24-bit analog input resources on a standard single-width PMC, PCIe or PCIe104. Optimized for flexibility and performance, the board is ideal for a wide variety of applications, ranging from simple precision voltage measurements, to the analysis of complex audio signals and waveforms.

Functional Description:

Each of 16 analog input channels contains a lowpass image filter, and a delta-sigma A/D converter that provides inherent antialias suppression and sharp cutoff lowpass filtering. An internal voltage reference can be applied to all channels to support selftest operations and autocalibration. Gain and offset trimming is performed by applying correction values that are determined during ondemand autocalibration. A linear-phase digital antialiasing filter rejects out-of-band signals, and a lowpass analog filter reject those interference signals that fall within the harmonic images of the digital filter.

An internal sample-rate generator is adjustable over a 2:1 frequency range, and is divided down within the local controller to provide individual channel sample rates from 0.4KSPS to 105KSPS in a high-speed clocking mode, or from 0.2KSPS to 52KSPS in a high-resolution mode. Conversion data from all active channels is transferred to the PCI bus through a 256K-sample data buffer that is supported by two DMA channels. Multiple channels can be synchronized to perform sampling in "lockstep", either by a software command, or by external hardware sync and clock input signals.




Figure 1. 24DSI16WRC; Functional Organization

ELECTRICAL SPECIFICATIONS

At +25 °C, with specified operating conditions and conventional air cooling.

Input Characteristics:

Configuration: 16 differential input channels. 8 and 4-channel configurations available.

Voltage Range: Software Configurable as: ±10V, ±1V, ±100mV or ±10mV.

(Or optionally: $\pm 10V$, $\pm 5V$, $\pm 2.5V$ or $\pm 1.25V$ range set)

Input Impedance: 1.0 Megohm typical, in parallel with 20 pF. 2.0 Megohms line-line.

Common Mode Rejection: 80dB to 15kHz on ±10V range; 95dB on lower ranges; typical

Common Mode Range: ±11 Volts with zero normal-mode input

Overvoltage Protection: ±25-Volt transients with power applied; ±12 Volts with power removed

Transfer Characteristics:

Conversion Architecture: 24-Bit Delta-Sigma

Sample Rate: 0.4-105 kilosamples per second per channel in high-speed mode, 0.2-52

kilosamples per second in high-resolution mode.

Oversampling Factor: x128 in high-resolution mode: x64 in high-speed mode.

Gain DC Accuracy: Input Midrange (Zero) Accuracy Range Accuracy (Mean composite error ±10V ±1.0mv ±6.0mv after autocalibration) ±1V ±0.3mv ±1.0mv ±100mV ±0.08mv ±0.20mv ±10mV

±0.02mv ±0.05mv

Passband DC to typically 45 percent of the selected sample rate.

Passband Ripple: ±0.02dB maximum

Stopband threshold: Typically 55 percent of the selected sample rate.

Stopband Attenuation: 98dB typical.

-3dB Bandwidth DC to typically 49 percent of the selected sample rate.

Integral Nonlinearity (INL) 0.001 percent of fullscale range; typical.

No Missing Codes 24 Bits.

Dynamic Range: 103dB; typical in high-resolution mode, 100dB in high-speed mode.

SINAD: ±10V Range: 100dB typical to 20 kHz; 85 dB typical to 50 kHz. ±10mV

Range: 80dB typical to 1 kHz; 60 dB typical to 5 kHz.

Interchannel Crosstalk: -96dB typical to 40kHz

Phase Skew: Typically less than 100ns (0.1-Degree for Fsig = 5kHz), with Fsig/Fsamp

<0.35; channel-channel (board-board for multiboard configurations),

excluding noise, with high-frequency image filter.

Antialias Filtering: Each ADC provides linear-phase digital lowpass filtering as indicated for

"passband" and "stopband". In addition to the digital filter, a 2nd-order Butterworth lowpass analog image filter in each channel provides a -3dB cutoff frequency of approximately 150kHz to suppress images from the digital filter. Optional alternative image filter frequencies are available, and

should be selected to be well above the expected passband.

Operating Modes and Controls:

Organization: All input channels operate at the same sample rate, controlled by division of

an internal or external rate generator frequency.

Sampling Clock I/O: The sampling clock can be derived either from an internal rate generator, or

from a TTL or LVDS external hardware input. Multiple boards can be locked to a common clock by daisy-chaining the output clock from each board to the input clock of the next board in the chain. Any number of boards can be daisy-chained together, with a typical propagation delay of 10ns introduced

per board. The 'star-configuration' also is supported.

Internal Rate Generator: An internal PLL rate generator provides sample rates from 0.2 KSPS to 105

KSPS. The frequency of the generator is controlled by the ratio of two 10-

Bit integers, and setting accuracy is 25 PPM.

Synchronization: Daisy-chained or 'star-configuration' hardware sync inputs and outputs can be

used to synchronize sampling among multiple boards.

Burst Timing: Triggered burst sampling can be timed either internally or externally.

Data Format: Software-selectable as either offset binary or two's complement. Width of the

data field is selectable as 16, 18, 20 or 24 bits.

Channel Tags: A 4-bit channel tag is appended to each input data value.

Buffer Access: The input buffer FIFO is accessed through either of two DMA channels, with

both block-mode and demand-mode transfers supported.

Master Clock Adjustment: Master-clock frequency software-adjustable approximately ±100PPM around

center frequency.

Auxiliary External Sync I/O: A 6-pin connector on the back of the module provides clock and sync I/O

capability within the enclosure.

Digital I/O Four TTL digital I/O lines are individually selectable as either inputs or

outputs. Maximum output loading is ±8mA. Input loading consists of 33K-

ohms resistors to +3.3V

PCI Compatibility:

Conforms to PCI Specification 2.3: D32, 33/66MHz, universal (3.3V/5V) signaling. Two-Channel DMA as bus master in block and demand modes.

PCIe Compatibility: Conforms to PCI Express Specification revision 1.0a.

Power Requirements:

PMC66-24DSI16WRC; +5.0 VDC ±0.25 VDC at: PCIe-24DSI16WRC-DD78; +3.3 VDC, +12V VDC at:

4-Channel Configuration: 0.8 Amps typical, 1.2 Amps, maximum 8-Channel Configuration: 1.1 Amps typical, 1.5 Amps, maximum 16-Channel Configuration: 1.9 Amps typical, 2.5 Amps, maximum

Mechanical Characteristic:

PMC66-24DSI16WRC Dimensions (HxWxD): 13.5 mm (0.53 in) x 74.0 mm (2.91 in) x 149.0 mm (5.87 in) PCIe-24DSI16WRC-DD78 Dimensions (HxWxD): 13.5 mm (0.53 in) x 106.7 mm (4.2 in) x 167.6mm (6.60 in) PCIe104-24DSI16WRC Dimensions (HxWxD): 23.3 mm (0.92 in) x 95.9 mm (3.77 in) x 90.2 mm (3.55 in)

Environmental Specifications:

Standard Temperature: Operating: 0 to +70 Degrees Celsius *

Storage: -40 to +85 Degrees Celsius

Extended Temperature: Operating: -40 to +80 Degrees Celsius *

Storage: -40 to +85 Degrees Celsius

* Air temperature at board surface.

Relative Humidity: 0 to 95%, non-condensing
Altitude: Operation to 10,000 ft.

Cooling: Conventional air cooling; 150 LFPM

Ordering Information:

Specify the basic product model number followed by an option suffix "-A-B-C-D", as indicated below. For example, model number PMC66-24DSI16WRC-16-SF-0-0 describes a PMC module with 16 input channels, standard image filter frequency, standard input ranges, and no custom features. For industrial (extended) temperature operation, add "-I" at the end of the model number.

Basic Model Number	Form Factor
PMC66-24DSI16WRC	PMC (Native)
PCI66-24DSI16WRC ^{1, 2}	PCI, short length
cPCl66-24DSl16WRC ^{1, 2}	cPCI, 3U
PC104P66-24DSI16WRC ^{1, 3}	PC104-Plus
PCIe66-24DSI16WRC ^{1, 3}	PCle, short length
PCIe-24DSI16WRC-x-x-x-DD78 4	PCle, short length (Native)
PCle104-24DSI16WRC ⁵	PCle104 (Native)

- 1 Contact factory for availability in native form factors, or for form factors not listed here.
- 2 PMC module installed and tested on an adapter, with mechanical and functional equivalency.
- 3 PMC module installed and tested on an adapter, with functional equivalency.
- 4 78-Pin I/O connector. All others 80-Pins.
- 5 85-Pin I/O connector. All others 80-Pins.

Optional Parameter	Value	Specify Option:
Number of Input Channels	4 Channels	A = 4
	8 Channels	A = 8
	16 Channels	A = 16
Image Filter -3dB Frequency	Standard 150kHz	B = SF
	Custom Frequencies:	B = CFx *
	No Filter:	B = NF
Input Voltage Ranges	Standard: ±10V, 1V, 100mV, 10mV	C= 0
	Reduced: ±10V, 5V, 2.5V, 1.25V	C = 1
Clk & Sync IO	Clk & Sync signals included in pinout	D = 0
(option applies to DD78 only)	Sync OUT only, other signals are NC	D = 1

^{* &}quot;x" indicates filter frequency in kilohertz. ±15% frequency accuracy, 1kHz-300kHz. Contact factory for availability of specific frequencies.

SYSTEM I/O CONNECTIONS

Table 1. System I/O Connector (80-pin)

PIN		ROW-A		ROW-B
2 INP00 HI 3 INPUT RTN 4 INPUT RTN 5 INP01 LO 6 INP01 HI 7 INPUT RTN 8 INPUT RTN 9 INP02 LO 10 INP02 HI 11 INPUT RTN 12 INPUT RTN 13 INP03 HI 14 INP04 RTN 15 INPUT RTN 16 INPUT RTN 17 INPUT RTN 18 INPUT RTN 19 INP04 LO 10 INP04 HI 11 INPUT RTN 11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INPOT HI 31 INPUT RTN 29 INP07 LO 30 INPOT HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPO8 HI 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP LO 39 EXT SYNC INP LO 30 EXT SYNC INP LO	PIN	SIGNAL	PIN	SIGNAL
3	1	INP00 LO	1	INP09 LO
4 INPUT RTN 5 INP01 LO 6 INP01 HI 7 INPUT RTN 8 INPUT RTN 9 INP02 LO 10 INP02 HI 11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INPUT RTN 18 INPUT RTN 19 INPUT RTN 11 INPUT RTN 11 INPUT RTN 11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 20 INPUT RTN 21 INPUT RTN 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INPO7 LO 30 INPO7 HI 31 INPUT RTN 29 INPO7 LO 30 INPO7 HI 31 INPUT RTN 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPO8 LO 34 INPO8 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP LO 39 EXT SYNC OUT LO	2	INP00 HI	2	INP09 HI
5 INP01 LO 6 INP10 HI 6 INP01 HI 7 INP10 HI 7 INPUT RTN 8 INP10 HI 8 INP02 LO 9 INP11 LO 10 INP02 HI 10 INP11 HI 11 INP02 HI 11 INP11 HI 11 INPUT RTN 12 INPUT RTN 12 INPUT RTN 12 INPUT RTN 13 INP03 LO 13 INP12 LO 14 INP04 TRN 15 INPUT RTN 15 INPUT RTN 16 INPUT RTN 16 INPUT RTN 16 INPUT RTN 17 INP03 LO 18 INPUT RTN 20 INPUT RTN 20 INPUT RTN 21 INP05 LO 21 INPUT RTN 21 INPUT RTN 23 INPUT RTN 22 INP05 LO 22 INP14 HI 23 INPUT RTN 24 INPUT RTN 24	3	INPUT RTN	3	INPUT RTN
6 INP01 HI 7 INPUT RTN 8 INPUT RTN 9 INP02 LO 10 INP02 HI 11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INPUT RTN 18 INPUT RTN 19 INPUT RTN 11 INPUT RTN 11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INPOT HI 31 INPUT RTN 29 INPOT LO 30 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK OUT LO 39 EXT SYNC INP LO 39 EXT SYNC INP LO	4	INPUT RTN	4	INPUT RTN
7 INPUT RTN 7 INPUT RTN 8 INPUT RTN 8 INPUT RTN 9 INP02 LO 9 INP11 LO 10 INP02 HI 10 INP11 HI 11 INPUT RTN 11 INPUT RTN 12 INPUT RTN 12 INPUT RTN 13 INP03 LO 13 INP12 LO 14 INP03 HI 14 INP12 HI 15 INPUT RTN 16 INPUT RTN 16 INPUT RTN 16 INPUT RTN 17 INP04 LO 17 INP13 LO 18 INPUT RTN 16 INPUT RTN 19 INPUT RTN 19 INPUT RTN 20 INPUT RTN 20 INPUT RTN 21 INPUT RTN 21 INPUT RTN 22 INP05 LO 21 INPUT RTN 23 INPUT RTN 24 INPUT RTN 24 INPUT RTN 25 INP15 HI 27	5	INP01 LO	5	INP10 LO
8 INPUT RTN 8 INPUT RTN 9 INP02 LO 9 INP11 LO 10 INP02 HI 10 INP11 HI 11 INPUT RTN 11 INPUT RTN 12 INPUT RTN 12 INPUT RTN 13 INP03 LO 13 INP12 LO 14 INP03 HI 14 INP12 HI 15 INPUT RTN 16 INPUT RTN 16 INPUT RTN 16 INPUT RTN 17 INP04 LO 17 INP13 LO 18 INPUT RTN 16 INPUT RTN 20 INPUT RTN 20 INPUT RTN 21 INPUT RTN 20 INPUT RTN 21 INPUT RTN 21 INPUT RTN 22 INP05 HI 23 INPUT RTN 23 INPUT RTN 24 INPUT RTN 24 INPUT RTN 25 INP15 LO 25 INP15 HI 27 INPUT RTN 29 <td>6</td> <td>INP01 HI</td> <td>6</td> <td>INP10 HI</td>	6	INP01 HI	6	INP10 HI
9 INP02 LO 10 INP02 HI 11 INPUT RTN 11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INPUT RTN 21 INPUT RTN 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INPOT LO 30 INPOT HI 31 INPUT RTN 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP HI* 39 EXT SYNC INP LO 30 EXT SYNC INP LO	7	INPUT RTN	7	INPUT RTN
10 INP02 HI 11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INPOT LO 30 INPOT HI 31 INPUT RTN 31 INPUT RTN 31 INPUT RTN 31 INPUT RTN 33 INPOS LO 34 INPOS HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP HI* 39 EXT SYNC INP LO 30 INPUT LO 30 INPUT RTN 31 EXT CLK INP HI* 31 EXT CLK INP LO 33 EXT SYNC INP LO 34 EXT SYNC INP LO 35 EXT SYNC INP LO 36 EXT SYNC INP LO 36 EXT SYNC INP LO 37 EXT CLK OUT LO 38 EXT SYNC INP LO 39 EXT SYNC OUT LO	8	INPUT RTN	8	INPUT RTN
11 INPUT RTN 12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INP05 LO 21 INPUT RTN 23 INPUT RTN 24 INPUT RTN 25 INP05 LO 26 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP HI* <td>9</td> <td>INP02 LO</td> <td>9</td> <td>INP11 LO</td>	9	INP02 LO	9	INP11 LO
12 INPUT RTN 13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP HI* 39 EXT SYNC INP LO 30 INP LO 30 INP LO 31 INPUT RTN 31 INPUT RTN 32 EXT SYNC INP LO 33 EXT SYNC OUT LO	10	INP02 HI	10	INP11 HI
13 INP03 LO 14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 29 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP HI* 39 EXT SYNC INP LO 18 INPUT RTN 16 INPUT RTN 16 INPUT RTN 16 INPUT RTN 17 INPUT RTN 18 INPUT RTN 19 INPUT RTN 20 INPUT RTN 21 INPUT RTN 22 INP14 HI 23 INPUT RTN 24 INPUT RTN 25 INP15 LO 26 INP15 HI 27 INPUT RTN 28 INPUT RTN 29 DIG IO 00 30 INP07 HI 31 DIG IO 01 32 DIGITAL RTN 33 DIG IO 02 34 INP08 HI 35 DIG IO 03 36 DIGITAL RTN 37 EXT CLK INP HI* 39 EXT SYNC OUT LO	11	INPUT RTN	11	INPUT RTN
14 INP03 HI 15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INP05 LO 21 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP15 HI 27 INPUT RTN 28 INPUT RTN 29 INPUT RTN 21 INPUT RTN 22 INPUT RTN 23 INPUT RTN 24 INPUT RTN 25 INPUT RTN 29 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN </td <td>12</td> <td>INPUT RTN</td> <td>12</td> <td>INPUT RTN</td>	12	INPUT RTN	12	INPUT RTN
15 INPUT RTN 16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INPO7 HI 31 INPUT RTN 31 INPUT RTN 33 INPUT RTN 33 INPO8 HI 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP LO 39 EXT SYNC INP LO 30 INP LO 30 INP LO 30 INPOT LO 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPO8 HI 34 DIGITAL RTN 35 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK OUT LO 39 EXT SYNC OUT LO	13	INP03 LO	13	INP12 LO
16 INPUT RTN 17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INP05 LO 21 INP05 HI 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INPUT RTN 29 INPOT LO 30 INPOT HI 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP LO 39 EXT SYNC INP LO	14	INP03 HI	14	INP12 HI
17 INP04 LO 18 INP04 HI 19 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 29 INP07 HI 20 INPUT RTN 21 INPUT RTN 22 INP15 LO 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP HI* 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	15	INPUT RTN	15	INPUT RTN
18	16	INPUT RTN	16	INPUT RTN
19 INPUT RTN 20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 34 INPUT RTN 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 39 EXT SYNC INP LO 20 INPUT RTN 21 INPUT RTN 22 INPUT RTN 33 EXT SYNC INP LO 34 INPUT RTN 35 EXT SYNC INP LO 36 INPUT RTN 37 EXT SYNC INP LO 38 EXT SYNC OUT LO 39 EXT SYNC OUT LO	17	INP04 LO	17	INP13 LO
20 INPUT RTN 21 INP05 LO 22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT SYNC INP LO 21 INPUT RTN 22 INPUT RTN 23 INPUT RTN 24 INPUT RTN 25 INPUT RTN 26 INPUT RTN 27 INPUT RTN 28 INPUT RTN 29 DIG IO 00 30 DIGITAL RTN 31 DIG IO 01 32 DIGITAL RTN 33 DIG IO 02 34 INP08 HI 35 DIG IO 03 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK OUT LO 39 EXT SYNC OUT LO	18	INP04 HI	18	INP13 HI
21 INP05 LO 21 INP14 LO 22 INP05 HI 22 INP14 HI 23 INPUT RTN 23 INPUT RTN 24 INPUT RTN 24 INPUT RTN 25 INP06 LO 25 INP15 LO 26 INP06 HI 26 INP15 HI 27 INPUT RTN 28 INPUT RTN 28 INPUT RTN 28 INPUT RTN 29 INF IO 00 30 DIGITAL RTN 31 INPUT RTN 31 DIG IO 01 32 INPUT RTN 32 DIGITAL RTN 33 INP08 LO 33 DIG IO 02 34 INP08 HI 34 DIGITAL RTN 35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK OUT HI * 39 EXT SYNC OUT LO	19	INPUT RTN	19	INPUT RTN
22 INP05 HI 23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT SYNC INP LO 39 INPOT LO 30 EXT SYNC OUT LO 30 INPOT HI 31 INPUT RTN 32 INPUT RTN 33 INPOS HI 34 DIGITAL RTN 35 DIG IO 02 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT SYNC OUT LO 39 EXT SYNC OUT LO	20	INPUT RTN	20	INPUT RTN
23 INPUT RTN 24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT SYNC INP LO 39 INPUT RTN 31 INPUT RTN 33 EXT SYNC OUT LO 34 INPOR HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK OUT HI 38 EXT SYNC OUT LO 39 EXT SYNC OUT LO	21	INP05 LO	21	INP14 LO
24 INPUT RTN 25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INPUT RTN 29 INPO7 LO 30 INPO7 HI 31 INPUT RTN 32 INPUT RTN 33 INPUT RTN 33 INPO8 LO 34 INPO8 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP HI* 39 EXT SYNC INP LO	22	INP05 HI	22	INP14 HI
25 INP06 LO 26 INP06 HI 27 INPUT RTN 28 INPUT RTN 29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT SYNC INP LO 29 DIG IO 00 30 DIGITAL RTN 31 DIG IO 01 32 DIGITAL RTN 33 DIG IO 02 34 INP08 HI 35 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK OUT LO 39 EXT SYNC OUT LO	23	INPUT RTN	23	INPUT RTN
26 INP06 HI 26 INP15 HI 27 INPUT RTN 27 INPUT RTN 28 INPUT RTN 28 INPUT RTN 29 INP07 LO 29 DIG IO 00 30 INP07 HI 30 DIGITAL RTN 31 INPUT RTN 31 DIG IO 01 32 INPUT RTN 32 DIGITAL RTN 33 INP08 LO 33 DIG IO 02 34 INP08 HI 34 DIGITAL RTN 35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC OUT LO	24	INPUT RTN	24	INPUT RTN
27 INPUT RTN 27 INPUT RTN 28 INPUT RTN 28 INPUT RTN 29 INP07 LO 29 DIG IO 00 30 INPO7 HI 30 DIGITAL RTN 31 INPUT RTN 31 DIG IO 01 32 INPUT RTN 32 DIGITAL RTN 33 INP08 LO 33 DIG IO 02 34 INP08 HI 34 DIGITAL RTN 35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	25	INP06 LO	25	INP15 LO
28 INPUT RTN 29 INP07 LO 29 DIG IO 00 30 INP07 HI 31 INPUT RTN 31 DIG IO 01 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP HI* 39 EXT SYNC INP LO 29 DIG IO 00 30 DIGITAL RTN 31 DIG IO 01 32 DIGITAL RTN 33 DIG IO 02 34 DIGITAL RTN 35 DIG IO 03 36 DIGITAL RTN 37 EXT CLK OUT LO 38 EXT CLK OUT HI* 39 EXT SYNC OUT LO	26	INP06 HI	26	INP15 HI
29 INP07 LO 30 INP07 HI 31 INPUT RTN 31 INPUT RTN 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP HI* 39 EXT SYNC INP LO 30 DIGITAL RTN 30 DIGITAL RTN 31 DIG IO 02 32 DIGITAL RTN 33 DIG IO 02 34 DIGITAL RTN 35 DIG IO 03 36 DIGITAL RTN 37 EXT CLK OUT LO 38 EXT CLK OUT HI* 39 EXT SYNC OUT LO	27	INPUT RTN	27	INPUT RTN
30 INP07 HI 31 INPUT RTN 31 DIG IO 01 32 INPUT RTN 33 INP08 LO 34 INP08 HI 35 INPUT RTN 36 DIGITAL RTN 37 EXT CLK INP LO 38 EXT CLK INP HI* 39 EXT SYNC INP LO 30 DIGITAL RTN 31 DIG IO 02 32 DIGITAL RTN 32 DIGITAL RTN 33 DIG IO 03 34 DIGITAL RTN 35 DIG IO 03 36 DIGITAL RTN 37 EXT CLK OUT LO 38 EXT CLK OUT HI* 39 EXT SYNC OUT LO	28	INPUT RTN	28	INPUT RTN
31 INPUT RTN 31 DIG IO 01 32 INPUT RTN 32 DIGITAL RTN 33 INP08 LO 33 DIG IO 02 34 INP08 HI 34 DIGITAL RTN 35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC OUT LO 39 EXT SYNC OUT LO	29	INP07 LO	29	DIG IO 00
32 INPUT RTN 32 DIGITAL RTN 33 INP08 LO 33 DIG IO 02 34 INP08 HI 34 DIGITAL RTN 35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI* 38 EXT CLK OUT HI* 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	30	INP07 HI	30	DIGITAL RTN
33 INP08 LO 33 DIG IO 02 34 INP08 HI 34 DIGITAL RTN 35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	31	INPUT RTN	31	DIG IO 01
34 INP08 HI 34 DIGITAL RTN 35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	32	INPUT RTN	32	DIGITAL RTN
35 INPUT RTN 35 DIG IO 03 36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	33	INP08 LO	33	DIG IO 02
36 DIGITAL RTN 36 DIGITAL RTN 37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	34	INP08 HI	34	DIGITAL RTN
37 EXT CLK INP LO 37 EXT CLK OUT LO 38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	35	INPUT RTN	35	DIG IO 03
38 EXT CLK INP HI * 38 EXT CLK OUT HI * 39 EXT SYNC INP LO 39 EXT SYNC OUT LO	36	DIGITAL RTN	36	DIGITAL RTN
39 EXT SYNC INP LO 39 EXT SYNC OUT LO	37	EXT CLK INP LO	37	EXT CLK OUT LO
	38	EXT CLK INP HI *	38	EXT CLK OUT HI *
40 EXT SYNC INP HI * 40 EXT SYNC OUT HI *	39	EXT SYNC INP LO	39	EXT SYNC OUT LO
	40	EXT SYNC INP HI *	40	EXT SYNC OUT HI *

ROW A ROW B **Panel Pin-view**

Figure 2. System I/O Connector

System Mating Connector:

Standard 80-pin 0.050" dual-ribbon socket connector:

Robinson Nugent P50E-080S-TG or equivalent.

Table 2. Aux Sync I/O Connector

PIN	SIGNAL
1	DIGITAL RTN
2	AUX CLOCK
3	DIGITAL RTN
4	AUX SYNC
5	DIGITAL RTN
6	Reserved. Ground or leave disconnected.

Recommended mating cable connector is Molex# 51146-0600.

Mating cable available, see the Accessories page on the GSC website

^{*} TTL signal levels when TTL sync I/O is selected. Otherwise LVDS.

Table 3. System I/O Connector (78-pin)

	able 3. System I/O Co	 I		· ·
PIN	SIGNAL		PIN	SIGNAL
1	INP00 LO		40	INP09 LO
21	INP00 HI		60	INP09 HI
2	INPUT RTN		41	INPUT RTN
22	INPUT RTN		61	INPUT RTN
3	INP01 LO		42	INP10 LO
23	INP01 HI		62	INP10 HI
4	INPUT RTN		43	INPUT RTN
24	INPUT RTN		63	INPUT RTN
5	INP02 LO		44	INP11 LO
25	INP02 HI		64	INP11 HI
6	INPUT RTN		45	INPUT RTN
26	INPUT RTN		65	INPUT RTN
7	INP03 LO		46	INP12 LO
27	INP03 HI		66	INP12 HI
8	INPUT RTN		47	INPUT RTN
28	INPUT RTN		67	INPUT RTN
9	INP04 LO		48	INP13 LO
29	INP04 HI		68	INP13 HI
10	INPUT RTN		49	INPUT RTN
30	INPUT RTN		69	INPUT RTN
11	INP05 LO		50	INP14 LO
31	INP05 HI		70	INP14 HI
12	INPUT RTN		51	INPUT RTN
32	INPUT RTN		71	INPUT RTN
13	INP06 LO		52	INP15 LO
33	INP06 HI		72	INP15 HI
14	INPUT RTN		53	INPUT RTN
34	INPUT RTN		73	EXT CLK IN LO
15	INP07 LO		54	EXT CLK IN HI *
35	INP07 HI		74	EXT SYNC IN LO
16	INPUT RTN		55	EXT SYNC IN HI *
36	INPUT RTN		75	EXT CLK OUT LO
17	INP08 LO		56	EXT CLK OUT HI *
37	INP08 HI		76	DIG IO 03
18	NC		57	DIG IO 02
38	DIG IO 01		77	DIGITAL RTN
19	DIG IO 00		58	DIGITAL RTN
39	DIGITAL RTN		78	EXT SYNC OUT HI*
20	DIGITAL RTN		59	EXT SYNC OUT LO *

^{*} TTL signal levels when TTL sync I/O is selected. Otherwise LVDS.

System Mating Connector:

Harting - 09565004704 or equivalent.

Table 4. System I/O Connector (85-pin)

PIN	SIGNAL	PIN	SIGNAL
43	DIGITAL RTN		
42	DIGITAL RTN	85	DIGITAL RTN
41	EXT CLK IN LO	84	EXT CLK IN HI *
40	EXT CLK OUT LO	83	EXT CLK OUT HI *
39	EXT SYNC IN LO	82	EXT SYNC IN HI *
38	EXT SYNC OUT LO	81	EXT SYNC OUT HI *
37	DIGITAL RTN	80	DIGITAL RTN
36	DIG IO 00	79	DIG IO 01
35	DIG IO 02	78	DIG IO 03
34	DIGITAL RTN	77	DIGITAL RTN
33	INPUT RTN	76	INPUT RTN
32	INP00 LO	75	INP00 HI
31	INPUT RTN	74	INPUT RTN
30	INP01 LO	73	INP01 HI
29	INPUT RTN	72	INPUT RTN
28	INP02 LO	71	INP02 HI
27	INPUT RTN	70	INPUT RTN
26	INP03 LO	69	INP03 HI
25	INPUT RTN	68	INPUT RTN
24	INP04 LO	67	INP04 HI
23	INPUT RTN	66	INPUT RTN
22	INP05 LO	65	INP05 HI
21	INPUT RTN	64	INPUT RTN
20	INP06 LO	63	INP06 HI
19	INPUT RTN	62	INPUT RTN
18	INP07 LO	61	INP07 HI
17	INPUT RTN	60	INPUT RTN
16	INP08 LO	59	INP08 HI
15	INPUT RTN	58	INPUT RTN
14	INP09 LO	57	INP09 HI
13	INPUT RTN	56	INPUT RTN
12	INP10 LO	55	INP10 HI
11	INPUT RTN	54	INPUT RTN
10	INP11 LO	53	INP11 HI
9	INPUT RTN	52	INPUT RTN
8	INP12 LO	51	INP12 HI
7	INPUT RTN	50	INPUT RTN
6	INP13 LO	49	INP13 HI
5	INPUT RTN	48	INPUT RTN
4	INP14 LO	47	INP14 HI
3	INPUT RTN	46	INPUT RTN
2	INP15 LO	45	INP15 HI
1	INPUT RTN	44	INPUT RTN

System Mating Connector:

Omnetics # MNPO-85-DD-N-EJS-C, dual-row, straight tail. (Assembled cables available).

General Standards Corporation assumes no responsibility for the use of any circuits in this product. No circuit patent licenses are implied. Information included herein supersedes previously published specifications on this product and is subject to change without notice.

^{*} TTL signal levels when TTL sync I/O is selected. Otherwise LVDS.